A SERVICE OF

logo

PXA250 and PXA210 Applications Processors Design Guide 2-15
System Memory Interface
Figure 2-6. Alternate Bus Master Mode
PXA250
Memory
Controller
Companion
Chip
External
PXA250
EXTERNAL SYSTEM
PXA250
GPIO
Block
MBREQ
MBGNT
GPIO<13> (MBGNT)
GPIO<14> (MBREQ)
SDRAM
Bank 0
nSDCS(0)
nWE
nSDRAS
nSDCAS
MD<31:0>
MA<25:0>
SDCLK<1>
DQM<3:0>
SDCKE<1>