![](https://pdfstore-manualsonline.prod.a.ki/pdfasset/2/8d/28d7bc37-c618-49b2-b7e5-c87e323504bb/28d7bc37-c618-49b2-b7e5-c87e323504bb-bg6d.png)
S1C63000 CORE CPU MANUAL EPSON 103
CHAPTER 4: INSTRUCTION SET
LD [%ir]+,imm4
Load immediate data imm4 into location [ir reg.] and increment ir reg. 1 cycle
Function: [ir] ← imm4, ir ← ir + 1
Loads the 4-bit immediate data imm4 into the data memory addressed by the ir register (X or
Y). Then increments the ir register (X or Y).
Code:
Mnemonic MSB LSB
LD [%X]+,imm4 111101001i3i2i1i01E90H–1E9FH
LD [%Y]+,imm4 111101011i3i2i1i01EB0H–1EBFH
Flags: EICZ
↓ –––
Mode: Src: Immediate data
Dst: Register indirect
Extended addressing: Invalid
LD [%ir],[%ir’] Load location [ir’ reg.] into location [ir reg.] 2 cycles
Function: [ir] ← [ir’]
Loads the content of the data memory addressed by the ir’ register (X or Y) into the data
memory addressed by the ir register (Y or X).
Code:
Mnemonic MSB LSB
LD [%X],[%Y] 11110111110101EFAH
LD [%Y],[%X] 11110111110001EF8H
Flags: EICZ
↓ –––
Mode: Src: Register indirect
Dst: Register indirect
Extended addressing: Invalid