![](https://pdfstore-manualsonline.prod.a.ki/pdfasset/2/8d/28d7bc37-c618-49b2-b7e5-c87e323504bb/28d7bc37-c618-49b2-b7e5-c87e323504bb-bg61.png)
S1C63000 CORE CPU MANUAL EPSON 91
CHAPTER 4: INSTRUCTION SET
EX %r,[%ir] Exchange r reg. and location [ir reg.] 2 cycles
Function: r ↔ [ir]
Exchanges the contents of the r register (A or B) and data memory addressed by the ir register
(X or Y).
Code:
Mnemonic MSB LSB
EX %A,[%X] 100001111100010F8H
EX %A,[%Y] 100001111101010FAH
EX %B,[%X] 100001111110010FCH
EX %B,[%Y] 100001111111010FEH
Flags: EICZ
↓ –––
Mode: Src: Register indirect
Dst: Register direct
Extended addressing: Valid
Extended LDB %EXT,imm8
operation: EX %r,[%X] r ↔ [00imm8] (00imm8 = 0000H + 00H to FFH)
LDB %EXT,imm8
EX %r,[%Y] r ↔ [FFimm8] (FFimm8 = FF00H + 00H to FFH)
EX %r,[%ir]+ Exchange r reg. and location [ir reg.] and increment ir reg. 2 cycles
Function: r ↔ [ir], ir ← ir + 1
Exchanges the contents of the r register (A or B) and data memory addressed by the ir register
(X or Y). Then increments the ir register (X or Y). The increment result of the ir register does not
affect the flags.
Code:
Mnemonic MSB LSB
EX %A,[%X]+ 100001111100110F9H
EX %A,[%Y]+ 100001111101110FBH
EX %B,[%X]+ 100001111110110FDH
EX %B,[%Y]+ 100001111111110FFH
Flags: EICZ
↓ –––
Mode: Src: Register indirect
Dst: Register direct
Extended addressing: Invalid