![](https://pdfstore-manualsonline.prod.a.ki/pdfasset/2/8d/28d7bc37-c618-49b2-b7e5-c87e323504bb/28d7bc37-c618-49b2-b7e5-c87e323504bb-bg74.png)
110 EPSON S1C63000 CORE CPU MANUAL
CHAPTER 4: INSTRUCTION SET
LDB %rr,imm8 Load immediate data imm8 into rr reg. 1 cycle
Function: rr ← imm8
Loads the 8-bit immediate data imm8 into the rr (XL or YL) register.
Code: Mnemonic MSB LSB
LDB %XL,imm8 01010i7i6i5i4i3i2i1i00A00H–0AFFH
LDB %YL,imm8 01011i7i6i5i4i3i2i1i00B00H–0BFFH
Flags: EICZ
↓ –––
Mode: Src: Immediate data
Dst: Register direct
Extended addressing: Valid
Extended LDB %EXT,imm8
operation: LDB %XL,imm8' X ← imm16 (upper 8-bit: imm8, lower 8-bit: imm8')
LDB %EXT,imm8
LDB %YL,imm8' Y ← imm16 (upper 8-bit: imm8, lower 8-bit: imm8')
LDB %rr,%BA Load BA reg. into rr reg. 1 cycle
Function: rr ← BA
Loads the content of the BA register into the rr register (XL, XH, YL or YH).
Code: Mnemonic MSB LSB
LDB %XL,%BA 11111110000001FC0H
LDB %XH,%BA 11111110000011FC1H
LDB %YL,%BA 11111110000101FC2H
LDB %YH,%BA 11111110000111FC3H
Flags: EICZ
↓ –––
Mode: Src: Register direct
Dst: Register direct
Extended addressing: Invalid