Sharp SGH-T519 Cell Phone User Manual


 
SAMSUNG Proprietary-Contents may change without notice
Circuit Description
5-3
This Document can not be used without Samsung's authorization
Timing and control unit
RF serial interface
Low-power sleep mode controller
Baseband Transmitter / Receiver
Voice input and output
2. WM8955L(UCD401)
==> The WM8955L is a low power, high quality stereo DAC with intergrated headphone
and loudspwaker amplifiers, designed to reduce external component
requirements in portable digital audio application.
The on-chip headsphone amplifiers can deliver 40mW into a 16
load. Advanced
on-chip digital signal processing performs bass and treble tone comtrol.
The WM8955L can operate as a master or a slave, and include an on-chip PLL. It
can use most master clock frequencies commonly found in portable systems,
including USB,GSM, CDMA or PDC clocks, or standard 256f
s,clockrates.
Different audio sample rates such as 48khz, 44.1khz, 8khz and many other are
supported.
The WM8955L operates on supply voltages from 1.8V up to 3.6V, although the
digital core can operates on a separate supply down to 1.42V, saving power.
Different section of the chip can also be powered down under software control.
3. HPE(UCP201)
==> The Trident-HPE digital baseband processor is a complete system IC designed for
wireless terminals that includes two digital signal processor(DSP) cores
optimized for low-power communications applications and a powerful,
highperformance,
industry-standard microcontroller core along with a rich set of peripherals.
The Trident-HPE digital baseband processor achieves best-in-class signal processing
performance while maintaining the efficient software code density, low power
consumption, and small physical size required for GSM/GPRS terminals
ARM946E-S microcontroller core;
101 MHz system bus, 16 kbyte instruction and 16kbyte data caches.
8 kbyte tightly coupled zero wait-state instruction and 4kbyte tightly coupled zero wait-
state data memory
direct memory access controller for transparent transfer between memory and
peripherals.
External Memory interface with asynchronous burst mode support