Page 22 Epson Research and Development
Vancouver Design Center
S1D13504 Hardware Functional Specification
X19A-A-002-18 Issue Date: 01/01/30
5.4 Pin Description
Key:
5.4.1 Host Interface
I = Input
O = Output
IO = Bi-Directional (Input/Output)
P=Power pin
C = CMOS level input
CD = CMOS level input with pull-down resistor (typical values of 100KΩ/180KΩ at 5V/3.3V respectively)
CS = CMOS level Schmitt input
COx = CMOS output driver, x denotes driver type (1=3/-1.5mA, 2=6/-3mA, 3=12/-6mA)
TSx = Tri-state CMOS output driver, x denotes driver type (1=3/-1.5mA, 2=6/-3mA, 3=12/-6mA)
TSxD =
Tri-state CMOS output driver with pull-down resistor (typical values of 100KΩ/180KΩ at 5V/3.3V
respectively), x denotes driver type (1=3/-1.5mA, 2=6/-3mA, 3=12/-6mA)
CNx = CMOS low-noise output driver, x denotes driver type (1=3/-1.5mA, 2=6/-3mA, 3=12/-6mA)
Table 5-1: Host Interface Pin Descriptions
Pin Name Type
Pin #
Driver
Reset =
0 Value
Description
F00A
F01A
F02A
AB0 I 3 5 CS Hi-Z
This pin has multiple functions.
• For SH-3 mode, this pin inputs system address bit 0 (A0).
• For MC68K Bus 1, this pin inputs the lower data strobe (LDS#).
• For MC68K Bus 2, this pin inputs system address bit 0 (A0).
• For Generic Bus, this pin inputs system address bit 0 (A0).
See Table 5-9: “Host Bus Interface Pin Mapping,” on page 32 for
summary.
AB[20:1] I
111-128
1, 2
125-142
3,4
C Hi-Z System address bus bits [20:1].
DB[15:0] IO 16-31 18-33 C/TS2 Hi-Z
System data bus. Unused data pins should be connected to IO
V
DD
.
• For SH-3 mode, these pins are connected to D[15:0].
• For MC68K Bus 1, these pins are connected to D[15:0].
• For MC68K Bus 2, these pins are connected to D[31:16] for 32-
bit devices (e.g. MC68030) or D[15:0] for 16-bit devices (e.g.
MC68340).
• For Generic Bus, these pins are connected to D[15:0].
See Table 5-9: “Host Bus Interface Pin Mapping,” on page 32
for
summary.
