Filter
Top Products
III - 23
Chapter 3 Interrupts
Control Registers
■Timer 1 Interrupt Control Register (TM1ICR)
The timer 1 interrupt control register (TM1ICR) controls interrupt level of timer 1 interrupt, interrupt
enable flag and interrupt request. Interrupt control register should be operated when the maskable inter-
rupt enable flag (MIE) of PSW is "0".
Figure 3-2-9 Timer 1 Interrupt Control Register (TM1ICR : x'03FEA', R/W)
TM1
LV1
Interrupt level flag
TM1
LV0
01245673
(At reset : 0 0 - - - - 0 0)
0
1
No interrupt request
Interrupt request flag
Interrupt request generated
TM1IE
TM1IR
0
1
Disable interrupt
Interrupt enable flag
Enable interrupt
TM1IE
TM1IR----
The CPU has interrupt levels from 0 to 3.
These flags set the interrupt level for
interrupt requests.
TM1
LV0
TM1
LV1
TM1ICR