Filter
Top Products
Chapter 3 Interrupts
III - 28
Control Registers
Timer 7 Interrupt Control Register (TM7ICR)
The timer 7 interrupt control register (TM7ICR) controls interrupt level of timer 7 interrupt, interrupt
enable flag and interrupt request. Interrupt control register should be operated when the maskable inter-
rupt enable flag (MIE) of PSW is "0".
Figure 3-2-16 Timer 7 Interrupt Control Register (TM7ICR : x'03FF1', R/W)
TM7
LV1
Interrupt level flag
TM7
LV0
01245673
(At reset : 0 0 - - - - 0 0)
0
1
No interrupt request
Interrupt request flag
Interrupt request generated
TM7IE
TM7IR
0
1
Disable interrupt
Interrupt enable flag
Enable interrupt
TM7IE
TM7IR----
The CPU has interrupt levels from 0 to 3.
These flags set the interrupt level for
interrupt requests.
TM7
LV0
TM7
LV1
TM7ICR