Filter
Top Products
Chapter 3 Interrupts
III - 26
Control Registers
■Timer 6 Interrupt Control Register (TM6ICR)
The timer 6 interrupt control register (TM6ICR) controls interrupt level of timer 6 interrupt, interrupt
enable flag and interrupt request. Interrupt control register should be operated when the maskable inter-
rupt enable flag (MIE) of PSW is "0".
Figure 3-2-14 Timer 6 Interrupt Control Register (TM6ICR : x'03FEF', R/W)
TM6
LV1
Interrupt level flag
TM6
LV0
01245673
(At reset : 0 0 - - - - 0 0)
0
1
No interrupt request
Interrupt request flag
Interrupt request generated
TM6IE
TM6IR
0
1
Disable interrupt
Interrupt enable flag
Enable interrupt
TM6IE
TM6IR----
The CPU has interrupt levels from 0 to 3.
These flags set the interrupt level for
interrupt requests.
TM6
LV0
TM6
LV1
TM6ICR