Filter
Top Products
III - 33
Chapter 3 Interrupts
Control Registers
■Serial Interface 1 Transmission Interrupt Control Register (SC1TICR)
The serial Interface 1 transmission interrupt control register (SC1TICR) controls interrupt level of serial
Iinterface 1 transmission interrupt, interrupt enable flag and interrupt request. Interrupt control register
should be operated when the maskable interrupt enable flag (MIE) of PSW is "0".
Figure 3-2-21 Serial Interface 1 Transmission Interrupt Control Register
(SC1TICR : x'03FF7', R/W)
SC1T
LV1
Serial interface 1 transmission
interrupt level flag
SC1T
LV0
01245673
(At reset : 0 0 - - - - 0 0)
0
1
No interrupt request
Serial interface 1 transmission
interrupt request flag
Interrupt request generated
SC1TIE
SC1TIR
0
1
Disable interrupt
Serial interface 1 transmission
interrupt enable flag
Enable interrupt
SC1TIE
SC1TIR
----
The CPU has interrupt levels from 0 to 3.
These flags set the interrupt level for
interrupt requests.
SC1T
LV0
SC1T
LV1
SC1TICR